



08-31-00

A

IN THE UNITED STATES  
PATENT AND TRADEMARK OFFICE

## PATENT APPLICATION

Peter Ledel Gammel  
Richard Edwin Howard  
Omar Daniel Lopez  
Wei Zhu

CASE 18-47-1-57

TITLE On-Chip Vacuum Tube Device And Process For Making Device

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

SIR:

**NEW APPLICATION UNDER 37 CFR § 1.53(b)**

Enclosed are the following papers relating to the above-named application for patent:

Specification  
3 Formal Sheets of drawings  
1 Assignment with Cover Sheet  
Declaration and Power of Attorney  
Information Disclosure Statement

CLAIMS AS FILED				
	NO. FILED	NO. EXTRA	RATE	CALCULATIONS
Total Claims	40 - 20 =	20	x \$18 =	\$360
Independent Claims	4 - 3 =	1	x \$78 =	\$78
Multiple Dependent Claims, if applicable			+ \$260 =	\$0
Basic Fee				\$690
			<b>TOTAL FEE</b>	<b>\$1128</b>

Please file the application and charge **Lucent Technologies Deposit Account No. 12-2325** the amount of \$1128, to cover the filing fee. Duplicate copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 12-2325** as required to correct the error.

The Assistant Commissioner for Patents is hereby authorized to treat any concurrent or future reply, requiring a petition for extension of time under 37 CFR § 1.136 for its timely submission, as incorporating a petition for extension of time for the appropriate length of time if not submitted with the reply.

"Express Mail" mailing label  
number: EK509325317US  
Date of Deposit AUGUST 30, 2000  
I hereby certify that this APPLICATION is  
being deposited with the United States Postal  
Service "Express Mail Post Office to  
Addressee" service under 37 CFR 1.10 on the  
date indicated above and is addressed to the  
Commissioner of Patents and Trademarks  
Washington, D.C.20231.  
IRIS F. THOMAS  
(Printed name of person mailing paper or fee)  
IRIS F. Thomas  
(Signature of person mailing paper or fee)

Please address all correspondence to Docket Administrator (Room 3C-512), Lucent Technologies Inc., 600 Mountain Avenue, P.O. Box 636, Murray Hill, New Jersey 07974-0636. However, telephone calls should be made to me at 908-582-3258.

Respectfully,

Scott J. Miller

Scott Rittman  
Reg. No. 39010  
Attorney for Applicant(s)

Date: Aug 30, 2020

**Lucent Technologies Inc.  
600 Mountain Avenue (Room 3C-512)  
P.O. Box 636  
Murray Hill, New Jersey 07974-0636**

## **ON-CHIP VACUUM TUBE DEVICE AND PROCESS FOR MAKING DEVICE**

### BACKGROUND OF THE INVENTION

#### 5 Field of the Invention

The invention relates to microwave vacuum tube devices.

#### Discussion of the Related Art

Microwave vacuum tube devices, such as power amplifiers, are essential components of many modern microwave systems including 10 telecommunications, radar, electronic warfare and navigation systems.

While semiconductor microwave amplifiers are available, they generally lack the power capabilities required by most microwave systems.

Microwave vacuum tube amplifiers, in contrast, can provide higher 15 microwave power by orders of magnitude. The higher power levels of vacuum tube devices are the result of the fact that electrons can travel at a much higher velocity in a vacuum with much less energy losses than in a solid semiconductor material. The higher speed of electrons permits a use of the larger structure with the same transit time. A larger structure, in turn, permits a greater power output, often required for efficient 20 operations.

Microwave tube devices typically operate by introducing a beam of 25 electrons into a region where the beam interacts with an input signal, and deriving an output signal from the thus-modulated beam. See, e.g., A. S. Gilmour, Jr., *Microwave Tubes*, Artech House, 1986, 191-313.

Microwave tube devices include gridded tubes (e.g., triodes, tetrodes, 30 pentodes, and klystrodes), klystrons, traveling wave tubes, crossed-field amplifiers and gyrotrons. All these devices contain the basic components of a cathode structure, an interaction structure, and an output structure. (A grid is generally used in the cathode structure, to initiate emission from electron emitters, and the grid can also be used to

modulate the electron emission to get a desired output. As used herein, grid indicates any structure that controls electron emission from the cathode, and the grid can have, for example, multiple apertures or a single aperture.)

5 These devices are typically formed by mechanical assembly of the individual components, e.g., aligning and securing the individual elements on a supporting structure. Unfortunately, such assembly is not efficient and cost-effective, and inevitably introduces some misalignment and asymmetry into the structure. Some attempts to  
10 address these problems have led to use of sacrificial layers in a rigid structure, i.e., a structure is rigidly built with layers or regions that are removed in order to expose or free the components of the device. See, e.g., U.S. Patent No. 5,637,539 and I. Brodie and C. Spindt, "Vacuum microelectronics," Advances in Electronics and Electron Physics, Vol. 83  
15 (1992). These rigid structures generally reflected an improvement, but still encountered formidable fabrication problems, such as alignment issues and parasitic effects. Thus, improved fabrication methods are desired.

Improvements in the emission source of such microwave tube  
20 devices are also desired. The usual source of electrons is a thermionic emission cathode, which is typically formed from tungsten that is either coated with barium or barium oxide, or mixed with thorium oxide. Thermionic emission cathodes must be heated to temperatures around 1000°C to produce sufficient thermionic electron emission current, e.g.,  
25 on the order of amperes per square centimeter. The necessity of heating thermionic cathodes to such high temperatures creates several problems. For example, the heating limits the lifetime of the cathodes, introduces warm-up delays, requires bulky auxiliary equipment for cooling, and

tends to interfere with high-speed modulation of emission in gridded tubes.

An attractive alternative is field emission at room temperature, which is possible using suitable cold cathode materials. Conventional cold cathode materials are typically made of Spindt-type cathodes formed from either metal (such as Mo) or semiconductor (such as Si), with sharp tips in nanometer sizes. (See I. Brodie and C. Spindt, supra.)

Unfortunately, while useful emission characteristics have been demonstrated for these materials, the control voltage required for

emission is relatively high (around 100 V) because of their high work functions, and this high voltage operation both increases the damage incurred by the emitter tips and also requires a supply of significant power densities. In addition, fabrication is complicated and costly, particularly for uniform tips across a large area. Thus, vacuum

microelectronic devices that incorporate Spindt cathodes tend to suffer from various drawbacks. As an alternative cold cathode material, carbon nanotubes have recently emerged as a potentially useful emitter material. Nanotubes' high aspect ratio (>1,000) and small tip radii of curvature (~10 nm), coupled with their high mechanical strength and chemical stability, make them particularly attractive as electron field emitters.

For these reasons, improved vacuum microelectronic device designs that avoid current problems are desired, particularly designs incorporating improved cold cathode electron emitters.

## 25 SUMMARY OF THE INVENTION

The invention relates to a unique design and fabrication process for microwave vacuum tube devices. The process of the invention provides such devices on a smaller scale and with better control of size, spacing, symmetry, and other parameters than is generally possible with

current techniques. The process involves providing a structure having numerous structural regions that constitute the elements of the ultimate device, and numerous sacrificial regions. The structure is subjected to a treatment, e.g., an etch, to remove the sacrificial regions - 5 referred to as a release step. A key feature of the invention is that one or more of the structural regions have flexural members that provide for movement of the regions upon such release. Specifically, the structural regions having these flexural members either move into place themselves, e.g., in a pop-up design, or, alternatively, become capable of being 10 physically moved into place, e.g., by movement (typically rotation) around a flexural member (typically a hinge mechanism). This movement puts the elements of the device into the appropriate configuration. All the components of the device are capable of having such flexural members, including, e.g., a cathode structure, an input structure, an interaction 15 structure, an output structure and/or a collection structure. And it is therefore possible for all the components of the device to be arranged using such flexural members, or for there to be some combination of structural regions with and without such members.

(Flexural member includes any structure that induces or allows 20 movement of a structural region into its desired configuration in the device. Pop-up indicates that the structural region is induced to move upon release, without the need for external force. Hinge mechanism indicates one or more flexural members, e.g., a hinge, that allows the component to be moved, e.g., rotated, by applying external force. The 25 cathode structure contains a cathode and one or more grids. The input structure is where the microwave signal to be amplified is introduced (in some configurations, the input structure is a grid of the cathode structure). The interaction structure is where the electron beam interacts with the microwave signal to be amplified. The output

structure is where the amplified microwave power is removed. The collection structure is where the electron beam is collected after the amplified microwave power has been removed.)

In one embodiment, reflected in Fig. 1A, the release step provides a  
5 device substrate comprising a cathode electrode, a grid, and an anode, each being substantially planar with the device substrate surface and attached to the device substrate by a flexural member, e.g., a hinge mechanism. A mask is placed over portions of the device substrate such that the cathode electrode surface is exposed while other components on  
10 the device substrate are covered, and electron emitters are formed on the exposed cathode electrode surface. The mask is then removed, and the cathode, grid, and anode are rotated, around the flexural member, such that their surfaces are substantially parallel with each other. (Removal of the mask includes complete detachment from the substrate, as well as  
15 simply rotating an attached mask away from the device components.)

The resultant devices are on a scale not typically attainable by conventional techniques. For example, in conventional gridded tubes the cathode electrode and grid typically have surfaces greater than  $10^7 \mu\text{m}^2$ , whereas according to the invention, it is possible to form a cathode  
20 electrode and grid having surfaces of  $10^2$  to  $10^6 \mu\text{m}^2$ . Similarly, it is possible to attain extremely small cathode-grid spacings in the invention, e.g., as low as  $3 \mu\text{m}$ , typically less than  $50 \mu\text{m}$ , whereas current devices typically have a gap greater than  $50 \mu\text{m}$ . Devices of this size are not only useful for typical applications of microwave tubes, such as wireless base  
25 stations, but are also potentially useful in smaller-scale applications such as wireless handsets. While a particular anode configuration is reflected in the above embodiment, the formation techniques of the invention are applicable to a wide variety of gridded microwave tube types, including triodes, tetrodes, pentodes, and klystrodes, as well as

other microwave tube devices having a variety of cathode, input, interaction, output, and collection structures. It is also possible to simultaneously form numerous devices on a single substrate, and to interconnect at least a portion of such devices to provide an integrated  
5 microwave circuit.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A to 1C illustrate fabrication steps according to an embodiment of the invention.

10 Fig. 2 shows an actual device substrate surface made according to an embodiment of the invention.

#### DETAILED DESCRIPTION OF THE INVENTION

In one embodiment, a gridded microwave tube is formed as follows.

15 The principles used in the fabrication are those applicable to a variety of microelectromechanical systems (MEMS). Detailed fabrication information is available from, for example, the Design Handbook of MUMPs (Multi-User MEMS Processes), a commercial program designed for general purpose micromachining, available from Cronos Integrated  
20 Microsystems, Research Triangle Park, North Carolina.

A 100 mm diameter, n-type, (100) oriented silicon wafer, with a resistivity of 1 to 2 ohm-cm is used as the initial substrate. The surface of the wafer is heavily doped with phosphorus in a standard diffusion furnace, using POCl as the dopant source. The dopant helps to reduce  
25 or prevent charge feed through to the substrate from electrostatic devices on the surface.

Next, a 600 nm low-stress LPCVD (low pressure chemical vapor deposition) silicon nitride layer is deposited on the wafers as an electrical isolation layer. This is followed by the deposition of a 500 nm LPCVD

polysilicon film - Poly 0. (It is also possible to use single crystal silicon, which provides increased thermal efficiency due to its higher thermal conductivity.) Poly 0 is then patterned by conventional photolithography, e.g., coating the wafers with photoresist, exposing the photoresist with the appropriate mask, and developing the exposed photoresist to create a pattern, and etching the pattern into the underlying layer using an RIE (Reactive Ion Etch) system.

A 2.0  $\mu\text{m}$  phosphosilicate glass (PSG) sacrificial layer is then deposited by LPCVD and annealed at 1050°C for 1 hour in argon.

(Sacrificial indicates that the layer is not intended to be part of the final device structure, but is instead intended to be removed to leave the desired micromechanical structures. Materials other than PSG are possible.) This layer of PSG, known as First Oxide, is removed at the end of the process to free the first mechanical layer of polysilicon. The sacrificial layer is photolithographically patterned with a mask, e.g., a DIMPLES mask, as known in the art, and the pattern is then transferred into the sacrificial PSG layer by RIE. The nominal depth of the dimples is 750 nm.

The wafers are then lithographically patterned with a third mask layer - ANCHOR1. After etching ANCHOR1 to provide anchor holes to be filled by the first structural layer, that first structural layer of polysilicon (Poly 1) is deposited at a thickness of 2.0  $\mu\text{m}$ , and fills the anchor holes. A 200 nm layer of PSG is deposited over the polysilicon and the wafer is annealed at 1050°C for 1 hour. The anneal dopes the polysilicon with phosphorus from the PSG layers both above and below it. The anneal also serves to significantly reduce the net stress in the Poly 1 layer. The Poly 1 (and its PSG masking layer) is lithographically patterned using a mask designed to form the first structural layer POLY1. The PSG layer is etched to produce a hard mask for the subsequent polysilicon etch. The

hard mask is more resistant to the polysilicon etch chemistry than the photoresist and ensures better transfer of the pattern into the polysilicon. After etching the polysilicon, the photoresist is stripped and the remaining oxide hard mask is removed by RIE.

5 After Poly 1 is etched, a second PSG layer (Second Oxide) is deposited and annealed. The Second Oxide is patterned using two different etch masks with different objectives. The POLY1\_POLY2\_VIA level provides for etch holes in the Second Oxide down to the Poly 1 layer. This provides a mechanical and electrical connection between the  
10 Poly 1 and Poly 2 layers. The POLY1\_POLY2\_VIA layer is lithographically patterned and etched by RIE. The ANCHOR2 level is provided to etch both the First and Second Oxide layers in one step, thereby eliminating any misalignment between separately etched holes. More importantly, the ANCHOR2 etch eliminates the need to make a cut in First Oxide  
15 unrelated to anchoring a Poly 1 structure. The ANCHOR2 layer is lithographically patterned and etched by RIE in the same way as POLY1\_POLY2\_VIA.

The second structural layer, Poly 2, is then deposited (1.5  $\mu\text{m}$  thick) followed by the deposition of 200 nm of PSG. As with Poly 1, the  
20 thin PSG layer acts as both an etch mask and dopant source for Poly 2. The wafer is annealed for one hour at 1050°C to dope the polysilicon and reduce the residual film stress. The Poly 2 layer is lithographically patterned with a seventh mask (POLY2), and the PSG and polysilicon layers are etched by RIE using the same processing conditions as for Poly  
25 1. The photoresist is then stripped and the masking oxide is removed.

The final deposited layer is a 0.5  $\mu\text{m}$  metal layer that provides for probing, bonding, and/or electrical routing and connection. The wafer is patterned lithographically with the eighth mask (METAL) and the metal is

deposited and patterned using lift-off to provide a desired metal pattern, e.g., metal conductors.

Once the structural fabrication is completed, the release of the sacrificial regions is performed by immersing the chip in a bath of 49% HF (room temperature) for 1.5 to 2 minutes. This is followed by several minutes in DI water and then alcohol (to reduce stiction - i.e., the sticking of the structural members to the surrounding material) followed by at least 10 minutes in an oven at 150°C.

Fig. 1A shows a device structure subsequent to the above process steps, for a triode device configuration. On the surface of a device substrate 10, e.g., a silicon nitride surface on a silicon wafer, are formed a cathode electrode 12 attached to the device substrate 10 surface by a hinge mechanism 13 (formed by two hinges), a grid 14 attached to the device substrate 10 surface by a hinge mechanism 15, and an anode 16 attached to the device substrate 10 surface by a hinge mechanism 17.

Also on the substrate 10 surface are contacts 18 electrically connected to the cathode electrode 12, grid 14, and anode 16. The contacts 18 and connective wiring are typically polysilicon coated with gold, although other materials are possible. Design of the connective wiring must take into account the subsequent rotation of the cathode electrode 12, grid 14, and anode 16, to avoid breakage and/or reliability problems. The substrate 10 also has three locking mechanisms 24, 26, 28, which secure the cathode 12, grid 14, and anode 16 in an upright position, as discussed below. A mask 20 is also attached to the substrate 10 by a hinge mechanism 21, e.g., made up of four hinges. The mask contains an opening 22 such that when the mask is rotated on its hinges to cover the other components of the device substrate surface, the cathode electrode 12 remains exposed. It is then possible to form the cathode emitter structure without forming emitters on any other portion of the

device. The emitter structure is discussed in more detail below. All these components, including the hinges, are formed by a micromachining process such as discussed above.

Fig. 1B shows the structure of Fig. 1A, without the mask, after 5 emitters 30 have been formed on the cathode electrode 12. The cathode electrode 12, with attached emitters 30, the grid 14, and the anode 16, are then mechanically rotated on their hinges, 13, 15, 17 and brought to an upright position - substantially perpendicular to the surface of the device substrate 10. The locking mechanisms 24, 26, 28 are then 10 rotated on their hinges to secure the cathode electrode 12, grid 14, and anode 16 in these upright positions.

A cross-section of the resulting structure is shown in Fig. 1C, with the cathode electrode 12, the grid 14, and the anode 16 arranged such that their surfaces are substantially parallel to each other, and 15 substantially perpendicular to the surface of the device substrate 10. Vacuum sealing and packaging of the structure are then performed by conventional techniques.

Other uses of flexural members are also possible, e.g., pop-up 20 members that induce movement of the structural regions into the desired configuration, upon release, without the need for external force. Combinations of pop-up and hinged mechanisms are similarly possible.

In operation, as discussed in Gilmour, *supra*, a weak microwave signal to be amplified is applied between the grid and the cathode. The signal applied to the grid controls the number of electrons drawn from 25 the cathode. During the positive half of the microwave cycle, more electrons are drawn. During the negative half, fewer electrons are drawn. This modulated beam of electrons passes through the grid and goes to the anode. A small voltage on the grid controls a large amount of current. As this current passes through an external load, it produces a large

voltage, and the gridded tube thereby provides gain. Because the spacing between the grid and the cathode can be controlled to be very close, a triode (or other gridded tube) made according to the invention is expected to be capable of operating at very high frequencies, of 5 GHz or  
5 more

Variations of these device structures are also possible. For example, to reduce grid heating caused by electrons impacting the grid, it is possible to use a shadow grid placed directly on the cathode surface. The shadow grid is identical to the structure of the active grid, and  
10 covers or blocks the emitters directly underneath the active grid material, thereby preventing emitting electrons from impacting the grid. It is also possible to selectively form the emitters on the cathode substrate such that few or no emitters are located beneath the grid wires, such that emission takes place primarily through the grid apertures.

15 It is apparent that other gridded tube designs such as a tetrode (adding another grid between the control grid and the anode to eliminate grid current induced by changes in anode potential) and a klystrode (using a resonant cavity anode to couple the output power) are able to be constructed in a similar fashion. Numerous other designs are also  
20 possible, including pentodes, traveling wave tubes, klystrons, and even displays. Vertical or horizontal arrangement on a substrate is possible. It is also apparent that the technique of the invention facilitates formation of numerous devices simultaneously on a single chip, and/or integrated on a single chip to form part of a complex microwave circuit.  
25 The fabrication techniques of the invention are similarly able to provide more symmetrical and balanced components in a microwave system, which contribute to improved accuracy and noise control than conventional designs.

A variety of cold cathode emitter materials are possible, including carbon nanotubes, diamond, and amorphous carbon. Carbon nanotubes are particularly attractive as field emitters because their high aspect ratio (>1,000), one-dimensional structure, and small tip radii of curvature (~10 nm) tend to effectively concentrate the electric field. In addition, the atomic arrangement in a nanotube structure imparts superior mechanical strength and chemical stability, both of which make nanotube field emitters robust and stable. It is possible to prepare carbon nanotubes by a variety of techniques, including carbon-arc discharge, chemical vapor deposition via catalytic pyrolysis of hydrocarbons, laser ablation of a catalytic metal-containing graphite target, or condensed-phase electrolysis. Depending on the method of preparation and the specific process parameters, the nanotubes are produced multi-walled, single-walled, or as bundles of single-walled tubules, and can adopt various shapes such as straight, curved, planar-spiral and helix. Carbon nanotubes are typically grown in the form of randomly oriented, needle-like or spaghetti-like mats. However, oriented nanotube structures are also possible, as reflected in Ren et al., Science, Vol. 282, 1105, (1998); Fan et al., Science, Vol. 283, 512 (1999).

Carbon nanotube emitters are discussed, for example, in Rinzler et al., Science, Vol. 269, 1550 (1995); De Heer et al., Science, Vol. 270, 1179 (1995); Saito et al., Jpn. J. Appl. Phys., Vol. 37, L346 (1998); Wang et al., Appl. Phys. Lett., Vol. 70, 3308, (1997); Saito et al., Jpn. J. Appl. Phys., Vol. 36, L1340 (1997); Wang et al., Appl. Phys. Lett., Vol. 72, 2912 (1998); and Bonard et al., Appl. Phys. Lett., Vol. 73, 918 (1998).

Techniques for forming nanotube field emitter structures, with both oriented and non-oriented nanotubes structures are also described in patent applications serial nos. 09/236966, 09/236933, 09/296572,

09/351537, 09/512873, and 09/376457, the disclosures of which are hereby incorporated by reference.

As reflected in these techniques, it is possible to form carbon nanotube emitters on a substrate by either in-situ growth or post-deposition spraying techniques. For in-situ growth in the invention, the device substrate, with mask in place over the components other than the cathode electrode surface, is generally placed in a chemical vapor deposition chamber, and pre-coated with a thin layer (e.g., 1-20 nm thick) of catalyst metal such as Co, Ni or Fe (or formed from such a metal). The gas chemistry is typically hydrocarbon or carbon dioxide mixed with hydrogen or ammonia. Depending on specific process conditions, it is possible to grow the nanotubes in either an aligned or random manner. Optionally, a plasma enhanced chemical vapor deposition technique is used to grow highly aligned nanotubes on the substrate surface, as disclosed in co-assigned patent application serial no. 09/376457, supra. Other techniques are also possible.

In a typical post-deposition technique, reflected, for example, in patent application serial no. 09/296572, supra, pre-formed and purified nanotube powders are mixed with solvents and optionally binders (which are pyrolyzed later) to form a solution or slurry. The mixture is then disposed, e.g., dispersed by spray, onto the masked device substrate in which the cathode electrode surface is exposed. The cathode electrode optionally is provided with a layer of a carbon dissolving element (e.g., Ni, Fe, Co) or a carbide forming element (e.g., Si, Mo, Ti, Ta, Cr), to form a desired emitter structure. Annealing in either air, vacuum or inert atmosphere is followed to drive out the solvent, leaving a nanotube emitter structure on the substrate. And where the carbon dissolving or carbide forming elements are present, annealing promotes improved adhesion. Other post-deposition techniques are also possible.

The diameter of the field-emitting nanotubes is typically 1 to 300 nm. The length of the nanotubes is typically 0.05 to 100  $\mu\text{m}$ . To maintain the small gap between the cathode and the grid, and thereby achieve a reduced transit time and a higher operating frequency, the 5 nanotubes advantageously exhibit a relatively uniform height, e.g., at least 90% of the nanotubes have a height that varies no more than 20% from the average height.

Because of the nanometer scale of the nanotubes, the nanotube emitters provide many potential emitting points, typically more than  $10^9$  10 emitting tips per square centimeter assuming a 10% area coverage and 10% activated emitters from 30 nm (in diameter) sized nanotubes. The emitter site density in the invention is typically at least  $10^3/\text{cm}^2$ , advantageously at least  $10^4/\text{cm}^2$  and more advantageously at least  $10^5/\text{cm}^2$ . The nanotube-containing cathode requires a turn-on field of 15 less than 2 V/ $\mu\text{m}$  to generate 1 nA of emission current, and exhibits an emission current density of at least 0.1 A/ $\text{cm}^2$ , advantageously at least 0.5 A/ $\text{cm}^2$ , at an electric field of 5 to 50 V/ $\mu\text{m}$ .

#### Example

20 Fig. 2 shows a device substrate fabricated according to the invention. The device components were fabricated by the procedure presented above. The cathode, grid, and anode had surfaces  $100\ \mu\text{m} \times 100\ \mu\text{m}$ , and were 2  $\mu\text{m}$  thick. The apertures of the grid were 6  $\mu\text{m}$  across (in the direction parallel to the grid wires). The gap between the 25 cathode and grid, when raised to a position perpendicular to the device substrate, was about 40  $\mu\text{m}$ .

Nanotube emitters were formed on the cathode electrode by a microwave plasma enhanced chemical vapor deposition technique. Specifically, after the mask was placed over the device substrate - leaving

the cathode electrode surface exposed, an approximately 2 nm layer of cobalt was sputter-deposited through the opening onto the cathode electrode. The structure was then transferred in air to a microwave plasma enhanced chemical vapor deposition (MPECVD) system to start the nanotube growth. The structure was heated to 800°C in flowing hydrogen in 10 minutes. A microwave plasma of ammonia (NH<sub>3</sub>) and 10 to 30 vol.% acetylene (C<sub>2</sub>H<sub>2</sub>) was then ignited to start the nanotube growth. The growth process lasted about 2 minutes. The structure was then cooled to room temperature, again in flowing hydrogen. As shown in Fig. 2, the nanotubes grown under these conditions were aligned. Because the nanotube growth is highly selective, with growth occurring only in areas where cobalt is present, the nanotubes were substantially confined on the cathode in an area defined by the opening in the mask through which cobalt is deposited.

15

Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein.

What is claimed is:

1        1. A process for fabricating a vacuum microelectromechanical  
2        device, comprising:

3                providing a structure comprising a plurality of structural regions  
4        and a plurality of sacrificial regions, wherein at least one of the plurality  
5        of structural regions comprises one or more flexural members;

6                treating the structure to remove the sacrificial regions, wherein the  
7        removal releases the structural regions such that the at least one of the  
8        plurality of structural regions is moved by a force exerted by the one or  
9        more flexural members or such that the at least one of the plurality of  
10        structural regions becomes capable of being moved about the one or  
11        more flexural members, and wherein the released structural regions  
12        provide at least a portion of one or more device components selected from  
13        the group consisting of a cathode structure, an input structure, an  
14        interaction structure, an output structure, and a collection structure.

1        2. The process of claim 1, wherein the structural regions  
2        comprise silicon, and wherein the sacrificial regions comprise  
3        phosphosilicate glass.

1        3. The process of claim 1, wherein the one or more flexural  
2        members comprise one or more hinge mechanisms.

1        4. The process of claim 1, wherein the step of providing the  
2        structure comprises steps of providing a silicon wafer, forming a silicon  
3        nitride layer, forming and patterning the plurality of structural regions,  
4        and forming and patterning the plurality of sacrificial regions.

1       5. The process of claim 1, wherein the one or more released  
2 structural regions comprise a cathode electrode and a grid.

1       6. The process of claim 5, wherein the cathode electrode  
2 comprises cathode flexural members and the grid comprises grid flexural  
3 members, and wherein the cathode flexural members and grid flexural  
4 members are attached to a device substrate.

1       7. The process of claim 1, further comprising the step of moving  
2 the at least one of the plurality of structural regions about the one or  
3 more flexural members.

1       8. A device comprising a vacuum microelectromechanical  
2 device that comprises:  
3           a device substrate;  
4           a cathode attached to the device substrate, the cathode comprising  
5           electron emitters;  
6           a grid attached to the device substrate; and  
7           an output structure,  
8           wherein the cathode surface and the grid surface are substantially  
9           parallel, and wherein the cathode, the grid, or the cathode and the grid  
10          are attached to the device substrate by one or more flexural members.

1       9. The device of claim 8, wherein the cathode and the grid are  
2 attached to the device substrate by one or more flexural members.

1       10. The device of claim 8, wherein the cathode surface and the  
2 grid surface are substantially perpendicular to the device substrate  
3 surface

1        11. The device of claim 10, wherein the cathode and the grid are  
2 held in the substantially perpendicular position by locking mechanisms,  
3 the locking mechanisms attached to the device substrate by one or more  
4 flexural members.

1        12. The device of claim 8, wherein the output structure  
2 comprises an anode attached to the device substrate, wherein the anode  
3 surface is substantially parallel to the cathode surface and the grid  
4 surface.

1        13. The device of claim 12, wherein the anode is attached to the  
2 device substrate by one or more flexural members.

1        14. The device of claim 8, wherein the device further comprises  
2 one or more additional grids attached to the device substrate by one or  
3 more flexural members.

1        15. The device of claim 8, wherein the cathode comprises carbon  
2 nanotube emitters.

1        16. The device of claim 8, wherein the surfaces of the cathode  
2 and the grid are  $10^6 \mu\text{m}^2$  or less.

1        17. The device of claim 8, wherein the spacing between the  
2 cathode and the grid is less than 50  $\mu\text{m}$ .

1        18. The device of claim 8, wherein the vacuum  
2 microelectromechanical device is a triode device, a tetrode device, a

3 pentode device, a klystrode device, a traveling wave tube device, or a  
4 klystron device.

1 19. The device of claim 8, wherein the device comprises a  
2 plurality of vacuum microelectromechanical devices, each of the plurality  
3 of vacuum microelectromechanical devices comprising:

4 a device substrate;  
5 a cathode attached to the device substrate, the cathode comprising  
6 electron emitters;  
7 a grid attached to the device substrate; and  
8 an output structure,

9 wherein the cathode surface and the grid surface are substantially  
10 parallel, and wherein the cathode, the grid, or the cathode and the grid  
11 are attached to the device substrate by one or more flexural members.

1 20. The device of claim 19, wherein at least a portion of the  
2 plurality of vacuum microelectromechanical devices are interconnected  
3 to provide an integrated electronic circuit.

1 21. A process for fabricating a vacuum microelectromechanical  
2 device comprising:

3 providing a device substrate comprising a cathode electrode  
4 attached to the device substrate by one or more cathode flexural  
5 members, and a grid attached to the device substrate by one or more grid  
6 flexural members;

7 placing a mask over portions of the device substrate such that the  
8 cathode electrode surface is exposed;

9 forming electron emitters on the exposed cathode electrode surface  
10 to form a cathode;

11                   removing the mask; and  
12                   moving the cathode about the one or more cathode flexural  
13                   members and moving the grid about the one or more grid flexural  
14                   members such that the cathode surface and the grid surface are  
15                   substantially parallel.

1                   22. The process of claim 21, wherein prior to the moving step the  
2                   cathode electrode and the grid are substantially parallel to the surface of  
3                   the device substrate, and wherein subsequent to the moving step the  
4                   cathode electrode and the grid are substantially perpendicular to the  
5                   device substrate surface.

1                   23. The process of claim 21, wherein the provided device  
2                   substrate further comprises a cathode locking mechanism and a grid  
3                   locking mechanism attached to the device substrate by one or more  
4                   locking flexural members, and wherein the process further comprises the  
5                   step of securing the cathode and the grid in the substantially parallel  
6                   relationship by moving the cathode locking mechanism into contact with  
7                   the cathode and by moving the grid locking mechanism into contact with  
8                   the grid.

1                   24. The process of claim 23, wherein the one or more cathode  
2                   flexural members comprise one or more hinges, wherein the one or more  
3                   grid flexural members comprise one or more hinges, and wherein the one  
4                   or more locking flexural members comprise one or more hinges

1                   25. The process of claim 21, wherein the mask is attached to the  
2                   device substrate by a flexural member.

1        26. The process of claim 21, wherein the provided substrate  
2 further comprises an anode attached to the device substrate by one or  
3 more flexural members, and wherein the process further comprises the  
4 step of moving the anode about the one or more flexural members such  
5 that the anode surface, the cathode surface, and the grid surface are  
6 substantially parallel.

1        27. The process of claim 21, wherein the step of forming electron  
2 emitters comprises forming carbon nanotubes on the cathode electrode  
3 surface.

1        28. The process of claim 27, wherein the step of forming electron  
2 emitters comprises:  
3              forming a continuous or discontinuous catalyst layer on the  
4 cathode electrode surface; and  
5              forming the carbon nanotubes on the catalyst layer by a chemical  
6 vapor deposition technique.

1        29. The process of claim 28, wherein the chemical vapor  
2 deposition technique is microwave plasma enhanced chemical vapor  
3 deposition.

1        30. The process of claim 27, wherein the step of forming electron  
2 emitters comprises:  
3              spraying a mixture of the carbon nanotubes and a solvent onto the  
4 cathode electrode surface, and  
5              performing an anneal.

1       31. The process of claim 21, wherein the step of providing the  
2 device substrate comprises steps of providing a silicon wafer, forming a  
3 silicon nitride layer, forming and patterning a plurality of silicon regions,  
4 forming and patterning a plurality of sacrificial regions, and treating the  
5 device substrate to remove the plurality of sacrificial regions.

1       32. The process of claim 21, wherein the surfaces of the cathode  
2 and the grid are  $10^6 \mu\text{m}^2$  or less.

1       33. The process of claim 21, wherein, after the moving step, the  
2 spacing between the cathode and the grid is less than  $50 \mu\text{m}$ .

1       34. A process for fabricating a plurality of vacuum  
2 microelectromechanical devices, comprising:  
3           providing a device substrate comprising a plurality of cathode  
4 electrodes attached to the device substrate by one or more cathode  
5 flexural members, and a plurality of grids attached to the device  
6 substrate by one or more grid flexural members, each cathode electrode  
7 having an associated grid;  
8           placing one or more masks over portions of the device substrate  
9 such that the cathode electrodes are exposed;  
10          forming electron emitters on the exposed cathode electrodes to  
11 form a plurality of cathodes;  
12          removing the one or more masks; and  
13          moving each of the plurality of cathodes about the one or more  
14 cathode flexural members and moving each of the plurality of grids about  
15 the one or more grid flexural members such that the surface of each  
16 cathode and the surface of the associated grid are substantially parallel.

1       35. The process of claim 34, wherein at least a portion of the  
2       plurality of devices are interconnected to provide an integrated electronic  
3       circuit.

1       36. The process of claim 34, wherein the step of forming electron  
2       emitters comprises forming carbon nanotubes on the cathode electrode  
3       surface.

1       37. The process of claim 36, wherein the step of forming electron  
2       emitters comprises:

3               forming a continuous or discontinuous catalyst layer on the  
4       surfaces of the cathode electrodes; and

5               forming the carbon nanotubes on the catalyst layer by a chemical  
6       vapor deposition technique.

1       38. The process of claim 36, wherein the step of forming electron  
2       emitters comprises:

3               spraying a mixture of the carbon nanotubes and a solvent onto the  
4       surfaces of the cathode electrodes, and

5               performing an anneal.

1       39. The process of claim 34, wherein the surfaces of the plurality  
2       of cathodes and the plurality of grids are  $10^6 \mu\text{m}^2$  or less.


1       40. The process of claim 34, wherein, after the moving step, the  
2       spacing between each of the plurality of cathodes and each associated  
3       grid is less than 50  $\mu\text{m}$ .

Abstract of the Disclosure

A unique design and fabrication process for microwave vacuum tube devices provides such devices on a much smaller scale and with better control of size, spacing, and other parameters than is generally possible with current techniques. In one embodiment, a device substrate comprising a cathode electrode, a grid, and an anode is provided, each attached to the device substrate by one or more flexural members. A mask is placed over portions of the device substrate such that the cathode electrode surface is exposed while other components on the device substrate are covered, and electron emitters are formed on the exposed cathode electrode surface. The mask is then removed, and the cathode, grid, and anode are move, about their flexural members, such that their surfaces are substantially parallel with each other and substantially perpendicular to the device substrate surface.

1/3

FIG. 1A



2/3

FIG. 1B






FIG. 1C



P L GAMMEL 18-47-1-57

3/3

FIG. 2



00000000000000000000000000000000

IN THE UNITED STATES  
PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled **On-Chip Vacuum Tube Device And Process For Making Device** the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Thomas J. Bean	(Reg. No. 44528)
Lester H. Birnbaum	(Reg. No. 25830)
Richard J. Botos	(Reg. No. 32016)
Jeffery J. Brosemer	(Reg. No. 36096)
Kenneth M. Brown	(Reg. No. 37590)
Donald P. Dinella	(Reg. No. 39961)
Martin I. Finston	(Reg. No. 31613)
William S. Francos	(Reg. No. 38456)
Barry H. Freedman	(Reg. No. 26166)
Julio A. Garceran	(Reg. No. 37138)
Jimmy Goo	(Reg. No. 36528)
Anthony Grillo	(Reg. No. 36535)
Stephen M. Gurey	(Reg. No. 27336)
John M. Harman	(Reg. No. 38173)
Matthew J. Hodulik	(Reg. No. 36164)
Michael B. Johannessen	(Reg. No. 35557)
Mark A. Kurisko	(Reg. No. 38944)
Irena Lager	(Reg. No. 39260)
John B. MacIntyre	(Reg. No. 41170)
Christopher N. Malvone	(Reg. No. 34866)
John F. McCabe	(Reg. No. 42854)
Scott W. McLellan	(Reg. No. 30776)
Martin G. Meder	(Reg. No. 34674)
John C. Moran	(Reg. No. 30782)
Michael A. Morra	(Reg. No. 28975)
Gregory J. Murgia	(Reg. No. 41209)
Claude R. Narcisse	(Reg. No. 38979)
Joseph J. Opalach	(Reg. No. 36229)
Neil R. Ormos	(Reg. No. 35309)
Eugen E. Pacher	(Reg. No. 29964)
Jack R. Penrod	(Reg. No. 31864)
Gregory C. Ranieri	(Reg. No. 29695)
Scott J. Rittman	(Reg. No. 39010)
Ferdinand M. Romano	(Reg. No. 32752)
Eugene J. Rosenthal	(Reg. No. 36658)
Bruce S. Schneider	(Reg. No. 27949)
Ronald D. Slusky	(Reg. No. 26585)
David L. Smith	(Reg. No. 30592)
Ozer M. N. Teitelbaum	(Reg. No. 36698)
John P. Veschi	(Reg. No. 39058)
David Volejnicek	(Reg. No. 29355)
Charles L. Warren	(Reg. No. 27407)
Jeffrey M. Weinick	(Reg. No. 36304)
Eli Weiss	(Reg. No. 17765)

Please address all correspondence to the Docket Administrator (Rm. 3C-512), Lucent Technologies Inc., 600 Mountain Avenue, P. O. Box 636, Murray Hill, New Jersey 07974-0636. Telephone calls should be made to Scott Rittman by dialing 908-582-3258.

Full name of 1st joint inventor: Peter Ledel Gammel

Inventor's signature Peter L. Gammel Date August 25, 2000

Residence: Millburn, Essex County, New Jersey

Citizenship: United States of America

Post Office Address: 58 Whittingham Terrace  
Millburn, New Jersey, 07041

Full name of 2<sup>nd</sup> inventor: Richard Edwin Howard

Inventor's signature Richard E Howard Date 8/30/2000

Residence: Highland Park, Middlesex County, New Jersey

Citizenship: United States of America

Post Office Address: ~~445 Harrison Avenue~~ 366 North Fourth Ave. ~~RSR~~ 8/30/02  
Highland Park, New Jersey, 08904

Full name of 3<sup>rd</sup> inventor: Omar Daniel Lopez

Inventor's signature ODL Date August 25, 2000

Residence: Summit, Union County, New Jersey

Citizenship: Argentinia

Post Office Address: 42 Franklin Place  
Summit, New Jersey, 07901

Full name of 4<sup>th</sup> inventor: Wei Zhu

Inventor's signature Wei Zhu Date 8/25/00

Residence: Warren, Somerset County, New Jersey

Citizenship: United States of America

Post Office Address: 4 Scheurman Terrace  
Warren, New Jersey, 07059

© 1965 by the Board of